Abstract-The linear accelerators, like Free-electron LAser in Hamburg (FLASH) or the European X-Ray Free Electron Laser (E-XFEL) take advantage of digital Low Level Radio Frequency (LLRF) system to control the phase and amplitude of electromagnetic field inside superconducting cavities. The real-time control LLRF system, processing data within a few micro seconds, must fulfil the performance requirements and provide monitoring and diagnostics. The AMC-based Controller (DAMC-TCK7) board was developed as a general purpose highperformance low-latency data processing unit designed according to the PICMG MTCA.4 spec. The module provides processing power, data memory, communication links, reference clock, trigger and interlock signals that are required in modern LLRF control systems. The module was originally designed as a Low Level Radio Frequency cavity field stabilizing controller for standing-wave linear accelerators. However, the application of the board is much wider, it is general purpose data processing module suitable for systems requiring low latency and high speed digital signal processing. This paper discusses the requirements for the digital real-time data processing module and presents the laboratory performance evaluation.
I. INTRODUCTION

T
HE European X-ray Free Electron Laser (X-FEL) is a 4
th generation synchrotron light source capable of producing high-intensity ultra-short wavelength X-ray laser light [1] . The machine produces X-ray flashes in the wavelength range from 0.05 to 4 nm that are shorter than 100 fs(rms). The laser is composed of injector, accelerating section with the final energy of 17.5 GeV and undulators producing laser light. The layout of the accelerator is presented in Figure 1 . Since, the LLRF system is built using the MicroTelecommunications Computing Architecture (MTCA) standard, the data processing module was designed as a Advanced Mezzanine Card (AMC) that is compliant with MTCA.4 specification [2] , [3] . 
A. LLRF Control System Implemented in MTCA.4 Form Factor
A single RF station of XFEL LLRF will be designed as semi-distributed system composed of two MTCA.4 chassis controlling 32 cavities. The detailed description of the system can be found in [4] . In such configuration a single RF system requires two data processing modules, that are installed in two MTCA.4 chassis. The Slave system collects data from first 16 cavities. The calculated vector sum is sent to Master system via low latency optical fibre link. The Master module calculates final vector sum, control algorithms and finally send the data to Vector Modulator (VM) module. The VM is realised as a RTM card connected via Zone 3 low latency link [5] , [6] .
The single MTCA.4 chassis of the LLRF system will consists of the following units [4] , [7] , [7] , [8] :
• MicroTCA Carrier Hub (MCH) responsible for hardware management and diagnostics, • Central Processing Unit (CPU) used for system control, • DAMC-TCK7 -the data processing module (main controller), • SIS8300L -digitizer cards with ADC channels, • DAMC-X2Timer -reference timing and synchronisation module, • DRTM-VM2 -vector modulator, • DAMC-DS800 -High Order Mode controller, • DAMC-DS800 -Klystron Life time Monitoring module.
III. DATA PROCESSING MODULE
The data processing module (DAMC-TCK7) of LLRF system should provide resources for feed-back control and diagnostic algorithms. The module is the main controller of LLRF system, read data from RF station modules and perform MIMO controller, learning feed forward (LFF) and beam loading compensation (BLC) calculations. Details concerning control algorithms can be found in [9] , [10] . The DAMC-TCK7 module need to provide data processing resources, data communication interfaces and synchronisation signals. For this purpose a dedicated FPGA-based computation blade with high-throughput memories, dozens of high-speed lowlatency links and interlock controller was developed. The lowlatency data processing module was designed as a Advanced Mezzanine Card.
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A. Data Processing Power
The data processing power is provided by Xilinx Kintex 7 FPGA device. The application of Kintex FPGA allows designing cost-effective and still powerful controller. Two versions of FPGA were used: XC7K355T (55650 slices, 1440 DSP slices and 25740 kb of block RAM) XC7K420T (65150 slices, 1680 DSP slices and 30060 kb of block RAM).
The module provides 4 GB of DDR 3 SDRAM. The memory has 64-bits wide data bus offering 68 Gbps throughput.
B. High-Speed Connectivity
The FPGA device should communicate with other devices using high-speed low-latency (LLL) connections provided by FPGA serial transceivers. In case of LLRF controller the device requires low-latency connection with 8 modules installed in slots 5-12 and VM connected via Zone 3 connector. The PCIe interface is used for configuration and diagnostics of the LLRF controller. Four lanes are intended to be used for PCIe link. The DAMC-TCK7 module requires 8 connections via SFP+ modules available on the front-panel. A few optional connections require more GTX transceivers: 1 GbE, two lowlatency connection to slots 2 and 3. ge monitoring.
IV. EXPERIMENTAL RESULTS
The DAMC-TCK7 module was tested first in laboratory. At first, all submodules were evaluated and measured using a test firmware loaded to the MMC. The module was supplied from an external power supply. The MMC activated and measured all voltages and currents including RTM. Next, the SDRAM memory and high-speed SPF+ links were evaluated. The debugged module was programmed with the MMC firmware developed at DMCS and tested with MTCA.4 chassis.
A. Tests in MTCA.4 Shelf
The debugged module was programmed with MMC firmware and tested in creates from three manufactures: Schroff, ELMA and Vadatech. The MCH NAT-MCH-PHYS, fabricated by NAT, was used for Schroff and ELMA, and UTC001 was used for the Vadatech crate.
V. CONCLUSIONS
The DAMC-TCK7 module based on Kintex 7 FPGA is a powerful and cost effective data processing module designed for LLRF application. The module was intensively tested and performance for various components were evaluated. The module allows transmitting data with maximum 12.5 Gbps throughput and therefore fulfils the requirements for LLRF system.
Two versions of FPGA (355T and 420T) provides enough resources for implementation of complex LLRF control and diagnostic algorithms.
The module support dedicated low-jitter clock via Zone 3 connector and interlocks, trigger and synchronization signals via MLVDS signals defined by MTCA.4.
The module was tested with various MTCA.4 chassis and MCHs form NAT and Vadatech. The MMC firmware properly activated the card during all tests.
The DAMC-TCK7 have good thermal and power consumption margin even for complex algorithms consuming many FPGA and GTX links resources.
The tests with digitiser modules and the initial usage in CMTB facility proved that the design is well suited for accelerator applications.
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